Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for executing variable delay system bus operations of differing type or character without dead lock using shared buffers

Method and apparatus for executing variable delay system bus operations of differing type or character without dead lock using shared buffers

US Patent 6202131 · Granted Mar 13, 2001

Estimated economic value: $29,262,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Logical clock connection in an integrated circuit design2025
Centralized distribution of multicast requests in a data processing system2024
Memory migration within a multi-host data processing environment2024
Selective distribution of translation entry invalidation requests in a multithre2024
Adjusting store gather window duration in a data processing system supporting si2024
Concurrent processing of translation entry invalidation requests in a processor 2023
Variable protection window extension for a target address of a store-conditional2023
Gathering translation entry invalidation requests in a data processing system2023
Clock mapping in an integrated circuit design2023
Using idle caches as a backing store for boot code2023
Speculative delivery of data from a lower level of a memory hierarchy in a data 2023
Controlling issue rates of requests of varying broadcast scopes in a data proces2023