Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Floating point arithmetic logic unit rounding using at least one least significant bit

Floating point arithmetic logic unit rounding using at least one least significant bit

US Patent 6199089 · Granted Mar 6, 2001

Estimated economic value: $8,057,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mechanism for an efficient DLL training protocol during a frequency change2014
Transaction ID filtering for buffered programmed input/output (PIO) write acknow2012
DLL having a different training interval during a voltage change2012
Dynamic operating point modification in an integrated circuit2011
Transaction ID filtering for buffered programmed input/output (PIO) write acknow2011
Managing instruction side-effects2007
Method and apparatus of configurable processing2004
Floating point register stack management for CISC2003
Floating point arithmetic logic unit leading zero count using fast approximate r2001
Double incrementing, low overhead, adder2001