Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mapping heterogeneous logic elements in a programmable logic device

Mapping heterogeneous logic elements in a programmable logic device

US Patent 6195788 · Granted Feb 27, 2001

Estimated economic value: $108,289,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for performing compilation using multiple design flows2015
M/A for performing incremental compilation using top-down and bottom-up design a2013
Method and apparatus for performing incremental compilation using top-down and b2012
Tracing and reporting registers removed during synthesis2012
Interconnection and input/output resources for programmable logic integrated cir2010
Method and apparatus for performing incremental compilation using top-down and b2010
Interconnection and input/output resources for programmable logic integrated cir2009
Method and apparatus for performing incremental compilation2008
PCI-compatible programmable logic devices2006
Interconnection and input/output resources for programmable logic integrated cir2006
Interconnection and input/output resources for programmable logic integrated cir2005
Programmable logic array integrated circuit devices2004