Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and an auxiliary circuit for preventing the triggering of a parasitic transistor in an output stage of an electronic circuit

Method and an auxiliary circuit for preventing the triggering of a parasitic transistor in an output stage of an electronic circuit

US Patent 6194948 · Granted Feb 27, 2001

Estimated economic value: $27,584,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-speed AFE for current monitoring applications2022
High-speed AFE for current monitoring applications2021
Electronic junction device with a reduced recovery time for applications subject2020
Electronic junction device with a reduced recovery time for applications subject2019
Process for manufacturing integrated device incorporating low-voltage components2016
Integrated voltage divider2015
Integrated device incorporating low-voltage components and power components, and2015
SOI device with contact trenches formed during epitaxial growing2012
Driving configuration of a switch2011
Driving configuration of a switch2011
SOI device with contact trenches formed during epitaxial growing2009
Process for the singulation of integrated devices in thin semiconductor chips2009