Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Contention-free, low clock load domino circuit topology

Contention-free, low clock load domino circuit topology

US Patent 6191618 · Granted Feb 20, 2001

Estimated economic value: $103,043,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and methods for classification of unstructured data using similarity metr2025
Personal hygiene capsule2025
Systems and methods for regulating data communication2025
Semiconductor assemblies with hybrid fanouts and associated methods and systems2025
Semiconductor device assemblies and associated methods2025
Modular construction of hybrid-bonded semiconductor die assemblies and related s2025
Bond pad connection layout2025
Bond pads for semiconductor die assemblies and associated methods and systems2025
Function defined event streams from multiple event streams and events2025
Protecting databases in a clusterless availability group2024
Bond pad connection layout2024
Semiconductor assemblies with hybrid fanouts and associated methods and systems2023