Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for initiating exception routine in response to memory access exception by storing exception information and exception bit within architectured register

System for initiating exception routine in response to memory access exception by storing exception information and exception bit within architectured register

US Patent 6189093 · Granted Feb 13, 2001

Estimated economic value: $29,566,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and methods for accurate latency measurements in integrated circuits2020
System and method for creating a scalable monolithic packet processing engine2017
Search table for data networking matching2015
System and method for creating a scalable monolithic packet processing engine2014
System and method for algorithmic TCAM packet classification2014
System and method for creating a scalable monolithic packet processing engine2013
System and method for application of hash function in telecommunication and netw2011
Instruction encoding to indicate whether to store argument registers as static r2010
Binary polynomial multiplier2009
Restoring register values from stack memory using instruction with restore indic2007
Partial bitwise permutations2007
System and method for speeding up EJTAG block data transfers2006