Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device column select circuit and method for minimizing load to data input/output lines

Semiconductor memory device column select circuit and method for minimizing load to data input/output lines

US Patent 6188631 · Granted Feb 13, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device storing logical page data and operating method of the memory devic2024
Memory interface with selectable connections for input receiver circuits based o2023
High/low speed mode selection for output driver circuits of a memory interface2023
Non-volatile memory device having page buffers with differing characteristics2019
Operating method of input/output interface2018
Input/output interface2017
Bit-line sense amplifier, semiconductor memory device and memory system includin2016
Memory device and method of refreshing in a memory device2016
Memory devices with selective error correction code2016
Semiconductor memory device performing a refresh operation, and memory system in2015
Operating method of input/output interface2015
Semiconductor memory device storing refresh period information and operating met2015