Home› System for reducing number of opcodes required in a processor using an instruction format including operation class code and operation selector code fields
System for reducing number of opcodes required in a processor using an instruction format including operation class code and operation selector code fields