Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for implementing an adaptive burst length for burst mode transactions of a memory by monitoring response times for different memory regions

System for implementing an adaptive burst length for burst mode transactions of a memory by monitoring response times for different memory regions

US Patent 6185637 · Granted Feb 6, 2001

Estimated economic value: $6,888,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Secure public cloud using extended paging and memory integrity2022
System and method to identify a no-operation (NOP) sled attack2021
Split-control of page attributes between virtual machines and a virtual machine 2020
Verified sensor data processing2018
Sensor privacy mode2017
Access type protection of memory reserved for use by processor logic2017
Enhanced privacy for provision of computer vision2017
Secure environment for graphics processing units2016
Providing a multi-phase lockstep integrity reporting mechanism2016
Enhanced privacy for provision of computer vision2015
Verified sensor data processing2015
Known good code for on-chip device management2015