Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Design verification method for programmable logic design

Design verification method for programmable logic design

US Patent 6182020 · Granted Jan 30, 2001

Estimated economic value: $36,663,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Deskew across high speed data lanes2013
Design verification method for programmable logic design2008
I/O pin placement for a programmable logic device2006
Design verification method for programmable logic design2003
Incremental compilation of electronic design for work group2001
Wide exclusive or and wide-input and for PLDS2000
Local compilation in context within a design hierarchy2000
Work group computing for electronic design automation1999