Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fast adder/subtractor for signed floating point numbers

Fast adder/subtractor for signed floating point numbers

US Patent 6175851 · Granted Jan 16, 2001

Estimated economic value: $16,238,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vision-based machine learning model for autonomous driving with adjustable virtu2025
Region-based image decompression2025
Real time on-chip texture decompression using shader processors2024
Texture decompression techniques2024
Texture decompression techniques2023
Code search and code navigation2023
Texture decompression techniques2023
Advanced machine learning interfaces2023
Region-based image compression and decompression2022
Code completion2022
Automatic generation of documentation and aggregation of community content2022
Team knowledge sharing2022