Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory array bitline timing circuit

Memory array bitline timing circuit

US Patent 6172925 · Granted Jan 9, 2001

Estimated economic value: $105,268,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for self-resetting logic circuitry1999
Shift-register based row select circuit with redundancy for a FIFO memory1998
BiCMOS output driver1995
BiCMOS output driver1994
Translator circuit for converting ECL type signals to TTL type signals1991
Clamped sense amplifier1990
Fast EPROM programmable logic array cell1989
Back biased CMOS device with means for eliminating latchup1987