Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › State dependent synchronization circuit which synchronizes leading and trailing edges of asynchronous input pulses

State dependent synchronization circuit which synchronizes leading and trailing edges of asynchronous input pulses

US Patent 6163550 · Granted Dec 19, 2000

Estimated economic value: $198,907,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for sending and receiving information via a network device2016
Systems and methods for sending and receiving information via a network device2015
Power management for host bus adapters2014
Processor management using a buffer2014
Method and system for accelerating network packet processing2014
Processor management using a buffer2012
Processor management using a buffer2012
Method and system for sharing input/output devices2010
Method and system for quality of service in host bus adapters2010
Method and system for storing frames in networks2010
Method and system for DMA optimization2009
Method and system for using an in-line credit extender with a host bus adapter2008