Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interleaved analog tracking timing and gain feedback loops for partial response maximum likelihood (PRML) data detection for direct access storage device (DASD)

Interleaved analog tracking timing and gain feedback loops for partial response maximum likelihood (PRML) data detection for direct access storage device (DASD)

US Patent 6163420 · Granted Dec 19, 2000

Estimated economic value: $38,646,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient low dropout linear regulator2007
Efficient low dropout linear regulator2005
Input driver for a differential folder employing a static reference ladder2002
Combined read and write VCO for DASD PRML channels2001
Target specific folded analog to digital converter for direct access storage dev2000
Signal processing circuit with feedback extracted from a sampled analog error si2000
Analog signal processing circuit with integrated gain and timing error signal pr1999
Signal error generating circuit for an analog signal processing channel1999
Direct access storage device with magneto-resistive transducing head apparatus a1999
Split flash analog to digital converter differential driver1998
Current boost for differential flash analog to digital converter driver1998
Direct access storage device with magneto-resistive transducing head apparatus a1996