Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing capacitance depletion during hemispherical grain polysilicon synthesis for DRAM

Method for reducing capacitance depletion during hemispherical grain polysilicon synthesis for DRAM

US Patent 6162732 · Granted Dec 19, 2000

Estimated economic value: $3,849,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reactive barrier/seed preclean process for damascene process2007
Dual damascene partial gap fill polymer fabrication process2005
Low temperature MIM capacitor for mixed-signal/RF applications2004
Method for planarizing an oxide layer2002
Method of planarizing peripheral circuit region of a DRAM2002
Method of forming dual damascene structure2002
Method of manufacturing crown-shaped DRAM capacitor2001
Method for making a stack bottom storage node having reduced crystallization of 2001
Method and planarizing polysilicon layer2001
Method of protecting tungsten plug from corroding2001
Method of forming shallow trench isolation structure2001
Method of forming via2001