Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit with selectively disabled logic blocks

Integrated circuit with selectively disabled logic blocks

US Patent 6160418 · Granted Dec 12, 2000

Estimated economic value: $143,054,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of watermarking configuration data in an FPGA by embedding the watermark 2004
Methods and systems for providing logic cores from third party logic core provid2003
Method for watermarking a register-based programmable logic device core2003
FPGA customizable to accept selected macros2002
Methods to securely configure an FPGA to accept selected macros2002
FPGA customizable to accept selected macros2001
Methods to securely configure an FPGA using encrypted macros2001
Methods to securely configure an FPGA using macro markers2001
System and method for PLD bitstream encryption2000