{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method of forming self-aligned DRAM cell", "item": "https://www.patentleaderboard.com/patent/6159808"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming self-aligned DRAM cell

Method of forming self-aligned DRAM cell

US Patent 6159808 · Granted Dec 12, 2000

Estimated economic value: $1,287,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fabrication of self-aligned bipolar transistor2005
Structure and method for forming self-aligned bipolar junction transistor with e2004
Method for forming shallow trench isolation structure2003
Method of monitoring loss of silicon nitride2002
Method of fabricating dynamic random access memories2002
Method for forming a shallow trench isolation structure2002
Fabrication method for a compact DRAM cell2001
Method of manufacturing dynamic random access memory2001
Fully self-aligned method for fabricating transistor and memory2001
Method of fabricating dynamic random access memories2001
Method for fabricating capacitor2000
Method for fabricating a shallow trench isolation structure2000