Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System decoder having error correcting memories for high-speed data processing and transmission and method for controlling same

System decoder having error correcting memories for high-speed data processing and transmission and method for controlling same

US Patent 6158039 · Granted Dec 5, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory controller, storage device, and operating method of storage device2025
Storage device, computing system, and method for accessing to secure storage are2025
Storage device and method of operating the same2025
Semiconductor package using a polymer substrate2025
Storage device including storage controller processing command in which separate2025
Storage device and operating method thereof2024
EPDM copolymer and method of preparing the same2024
Memory controller, storage device, and host device2024
Storage device and method of operating the same2023
Water pipe cleaning system using high-pressure nitrogen and water pipe cleaning 2023
Memory controller and method of operating the same2023
Apparatus and method for analyzing in vivo component and impedance measuring app2023