Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for clock uncertainty minimization

Method and apparatus for clock uncertainty minimization

US Patent 6157251 · Granted Dec 5, 2000

Estimated economic value: $829,397,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for fabricating a printed circuit board having a coaxial via2011
Method and system to optimize timing margin in a system in package module2009
Method for fabricating a printed circuit board having a coaxial via2008
Method and apparatus for delivering high-current power and ground voltages using2007
Techniques for distributing current in a backplane assembly and methods for maki2006
Techniques for mounting an area array package to a circuit board using an improv2006
Methods and apparatus for providing a signal to a circuit board component2006
Methods and apparatus for cooling a circuit board component using a heat pipe as2005
Method and apparatus for clock uncertainty minimization2001
Method and apparatus for clock uncertainty minimization with a clean power sourc2000
Voltage setpoint error reduction2000
VTT power distribution system2000