{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Debug interface including state machines for timing synchronization and communication", "item": "https://www.patentleaderboard.com/patent/6154856"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Debug interface including state machines for timing synchronization and communication

Debug interface including state machines for timing synchronization and communication

US Patent 6154856 · Granted Nov 28, 2000

Estimated economic value: $3,768,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for vector packed signed/unsigned shift, round, and saturat2025
Copy a subset of status flags from a control and status register to a flags regi2025
Secure and power efficient audio data processing2025
Dual sum of quadword 16×16 multiply and accumulate2025
Apparatus and method for vector packed dual complex-by-complex and dual complex-2025
Adaptive audio mixing2023
Apparatus and method for performing dual signed and unsigned multiplication of p2023
Apparatus and method for complex by complex conjugate multiplication2023
Instructions for vector multiplication of unsigned words with rounding2023
Systems, apparatuses, and methods for dual complex multiply add of signed words2023
Low power and low latency GPU coprocessor for persistent computing2023
Systems, apparatuses, and methods for controllable sine and/or cosine operations2023