Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › NAND-type EEPROM having bit lines and source lines commonly coupled through enhancement and depletion transistors

NAND-type EEPROM having bit lines and source lines commonly coupled through enhancement and depletion transistors

US Patent 6151249 · Granted Nov 21, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flash memory with high integration2025
Memory device using semiconductor element2025
NAND flash memory and manufacturing method thereof2025
Semiconductor memory device and manufacturing method of semiconductor memory dev2024
Memory device2024
Semiconductor-element-including memory device2024
Semiconductor memory device and reading method2024
Semiconductor memory and method of manufacturing the same2024
NAND flash memory with reduced planar size2023
Vertical nitride semiconductor transistor device2022
NOR flash memory and manufacturing method thereof2022
Normally-off nitride semiconductor transistor device2021