Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS triggered NMOS ESD protection circuit

CMOS triggered NMOS ESD protection circuit

US Patent 6147538 · Granted Nov 14, 2000

Estimated economic value: $90,275,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrostatic discharge protection device for high voltage2019
Electrostatic discharge protection device for high voltage2017
ESD protection using diode-isolated gate-grounded nMOS with diode string2016
ESD protection using diode-isolated gate-grounded NMOS with diode string2014
Design implementation to suppress latchup in voltage tolerant circuits2007
ESD protection with uniform substrate bias2005
Output buffer and I/O protection circuit for CMOS technology2004
High voltage protection circuit for improved oxide reliability2003
Shared 5 volt tolerant ESD protection circuit for low voltage CMOS process2003
Shared 5 volt tolerant ESD protection circuit for low voltage CMOS process2003
Voltage level shifter with testable cascode devices2002
Digital phase lock loop2002