Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sampled delay locked loop insensitive to clock duty cycle

Sampled delay locked loop insensitive to clock duty cycle

US Patent 6147531 · Granted Nov 14, 2000

Estimated economic value: $193,859,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for delivery of messages in a communication system2017
Method for the delivery of messages in a communication system2012
Process and apparatus for the production of short cooking time rice2012
Controlling service stream2011
Filter control for varying data rate communication channels2007
Reinforced junction box2007
Method and circuit for determining signal amplitude2004
Analog-to-digital conversion for multiple voltage signals in an integrated circu2003
Transconductance filter control system2001
Programmable pulse slimmer system for low pass ladder filter2000
Programmable pulse slimmer system for low pass ladder filter2000
Burst error limiting symbol detector system2000