{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method of manufacturing multiple metallic layered embedded ROM", "item": "https://www.patentleaderboard.com/patent/6146950"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing multiple metallic layered embedded ROM

Method of manufacturing multiple metallic layered embedded ROM

US Patent 6146950 · Granted Nov 14, 2000

Estimated economic value: $1,549,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display device2024
Transistor having asymmetric threshold voltage and buck converter2024
Light source module and display apparatus2023
Display and electronic device2021
Unleaded free-cutting brass alloys with excellent castability, method for produc2021
Transistor having asymmetric threshold voltage, buck converter and method of for2020
Touch device2016
UV protection for lightly doped regions2016
Manufacturing method of anti punch-through leakage current metal-oxide-semicondu2014
Notebook computer and liquid crystal display module having particular antenna st2014
Anti punch-through leakage current metal-oxide-semiconductor transistor and manu2013
Lateral-diffusion metal-oxide-semiconductor device2013