Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power reduction in a multiprocessor digital signal processor based on processor load

Power reduction in a multiprocessor digital signal processor based on processor load

US Patent 6141762 · Granted Oct 31, 2000

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reconfigurable fabric direct memory access with multiple read or write elements2020
Power control for a dataflow processor2020
Joining data within a reconfigurable fabric2020
Reconfigurable interconnected programmable processors2020
Communication between dataflow processing units and memories2020
Data uploading to asynchronous circuitry using circular buffer control2019
Branchless instruction paging in reconfigurable fabric2019
Logical elements with switchable connections in a reconfigurable fabric2019
Data transfer circuitry given multiple source elements2019
Logical elements with switchable connections for multifunction operation2019
Power control within a dataflow processor2019
Instruction paging in reconfigurable fabric2018