Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduction of parasitic through hole via capacitance in multilayer printed circuit boards

Reduction of parasitic through hole via capacitance in multilayer printed circuit boards

US Patent 6137061 · Granted Oct 24, 2000

Estimated economic value: $31,762,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optical data communication system and method2002
Remotely reconfigurable switching network2002
RJ jack with switch2002
RJ jack with switch2002
RJ jack with switch2002
Universal cable designation/retainer assembly2001
Universal cable designation/retainer assembly2001
Digital cross connect/interconnect module2001
Dual mode monitor module2001
Dual mode monitor module2001
Coaxial jack with integral switch and shielded center conductor2000
Crosstalk reduction in parsitically coupled circuits2000