Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making self-aligned stacked gate flush memory with high control gate to floating gate coupling ratio

Method of making self-aligned stacked gate flush memory with high control gate to floating gate coupling ratio

US Patent 6130129 · Granted Oct 10, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Feeder link synchronization2025
Snap-fit type self-locking combined upper cover for a power strip2024
Thin safety door2024
Structure of ground fault circuit interrupter2023
Verifying method for ECC circuit of SRAM2023
Soft-aided decoding of staircase codes2022
Hybrid bootstrap capacitor refresh technique for charger/converter2016
Optimum solar conversion cell configurations2015
Compliant electrode and composite material for piezoelectric wind and mechanical2015
Graphene-based electrode for a supercapacitor2015
Free-space optical hybrid2013
Tunable filter2012