Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate-coupled structure for enhanced ESD input/output pad protection in CMOS ICs

Gate-coupled structure for enhanced ESD input/output pad protection in CMOS ICs

US Patent 6128171 · Granted Oct 3, 2000

Estimated economic value: $347,300,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sub-pixel segmentation for semiconductor radiation detectors and methods of fabr2019
Local storage device in high flux semiconductor radiation detectors and methods 2019
Method and apparatus for improving stuck-at fault detection in large scale integ2001
Polysilicon defined diffused resistor2000
High speed wide tuning range multi-phase output ring oscillator2000
Low-cost methods for manufacturing field ionization and emission structures with1999
Poly fuses in CMOS integrated circuits1999
Gate-coupled structure for enhanced ESD input/output pad protection in CMOS ICs1999
Gate-coupled structure for enhanced ESD input/output pad protection in CMOS ICs1999
Process compensated integrated circuit output driver1998
Low voltage silicon controlled rectifier structure for ESD input pad protection 1998