Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Handshake minimizing serial-to-parallel interface with shift register coupled by parallel bus to address logic and control logic

Handshake minimizing serial-to-parallel interface with shift register coupled by parallel bus to address logic and control logic

US Patent 6122683 · Granted Sep 19, 2000

Estimated economic value: $39,208,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Least recently used (LRU) cache replacement implementation using a FIFO storing 2017
Methods and systems for controlling ordered write transactions to multiple devic2017
Efficient coherency response mechanism2017
Configurable peripheral componenent interconnect express (PCIe) controller2016
Switch point having look-ahead bypass2016
Piggy-back snoops for non-coherent memory transactions within distributed proces2016
Interconnect controller for a data processing device with transaction tag lockin2015
Read stacking for data processor interface2014
Ordered queue and methods therefor2012
Network message filtering using hashing and pattern matching2009
Method of monitoring timeout conditions and device therefor2009
Network message processing using inverse pattern matching2007