Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of selecting layout of integrated circuit probe card

Method of selecting layout of integrated circuit probe card

US Patent 6113646 · Granted Sep 5, 2000

Estimated economic value: $17,838,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for evaluating and reporting semiconductor test processes2001
System for evaluating and reporting semiconductor test processes2000