Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Cascaded multiple internal phase-locked loops for synchronization of hierarchically distinct chipset components and subsystems

US Patent 6112308 · Granted Aug 29, 2000

Estimated economic value: $206,201,000

Assignee

Inventors

View full patent text on Google Patents →