Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making interconnections between a multi-layer chip stack to a printed circuit board in a ceramic package

Method of making interconnections between a multi-layer chip stack to a printed circuit board in a ceramic package

US Patent 6107121 · Granted Aug 22, 2000

Estimated economic value: $30,771,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimization of electronic package geometry for thermal dissipation2010
Selective C4 connection in IC packaging2003
Fabrication of a metalized blind via2003
Fabrication of a metalized blind via2003
Process of producing plastic pin grid array2002
Integral design features for heatsink attach for electronic packages2002
Enhanced heat-dissipating printed circuit board package2001
Metal substrate having an IC chip and carrier mounting2000
Metal substrate having an IC chip and carrier mounting2000
Integral design features for heatsink attach for electronic packages1999
Pin attach structure for an electronic package1999
Semiconductor device package including a thick integrated circuit chip stack1999