Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low noise electrostatic discharge protection circuit for mixed signal CMOS integrated circuits

Low noise electrostatic discharge protection circuit for mixed signal CMOS integrated circuits

US Patent 6104588 · Granted Aug 15, 2000

Estimated economic value: $20,787,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of stitching scan flipflops together to form a scan chain with a reduced 2011
ESD structure that protects against power-on and power-off ESD event2011
USB system with spread spectrum EMI reduction2011
High voltage CMOS output buffer constructed from low voltage CMOS transistors2011
Floating diodes2010
Method and apparatus for frequency modulating a periodic signal of varying duty 2010
Spread spectrum controllable delay clock buffer with zero cycle slip2010
PECL/LVPECL input buffer that employs positive feedback to provide input hystere2009
Method and apparatus for frequency modulating a periodic signal of varying duty 2009
Wideband power-on reset circuit2009
High speed, low power, pipelined zero crossing detector that utilizes carry save2008
Wideband power-on reset circuit with glitch-free output2008