Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for detecting and correcting anomalies in field-programmable gate arrays using CRCs for anomaly detection and parity for anomaly correction

Method and apparatus for detecting and correcting anomalies in field-programmable gate arrays using CRCs for anomaly detection and parity for anomaly correction

US Patent 6101624 · Granted Aug 8, 2000

Estimated economic value: $34,993,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrical connector and method of fabricating the same2008
Method and apparatus for memory with embedded processor2005
Method and system for detecting a hard failure in a memory array2004
Fault tolerant memory system utilizing memory arrays with hard error detection2004
High performance fault tolerant memory system utilizing greater than four-bit da2004
Memory array system2004
High-speed radix 100 parallel adder2003
System and method for efficiently storing compressed data on a hard disk drive2002
System and method for storing compressed and uncompressed data on a hard disk dr2002
Data caching with a partially compressed cache2001
Data caching with a partially compressed cache2001
Method and apparatus for managing linear address mapped storage under selective 2001