Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fabrication of test logic for level sensitive scan on a circuit

Fabrication of test logic for level sensitive scan on a circuit

US Patent 6092226 · Granted Jul 18, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

CDK2/5 degraders and uses thereof2025
Protein tag to induce ligand dependent degradation of protein/protein-fusions2025
Degraders that target proteins via KEAP12025
Degraders of WEE1 kinase2025
Immunomodulatory compounds2025
Small molecule degraders of Helios and methods of use2025
Ligands to cereblon (CRBN)2024
Bispecific degraders2024
CRBN modulators2024
Sulfonamide derivatives for protein degradation2023
Small molecule degraders of polybromo-1 (PBRM1)2023
Ligands to cereblon (CRBN)2022