Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for a fault tolerant, software transparent and high data integrity extension to a backplane bus or interconnect

Method and apparatus for a fault tolerant, software transparent and high data integrity extension to a backplane bus or interconnect

US Patent 6091705 · Granted Jul 18, 2000

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Composable infrastructure enabled by heterogeneous architecture, delivered by CX2025
Heterogeneous architecture, delivered by cxl based cached switch SOC and extensi2025
Composable infrastructure enabled by heterogeneous architecture, delivered by CX2025
Composable infrastructure enabled by heterogeneous architecture, delivered by CX2024
Composable infrastructure enabled by heterogeneous architecture, delivered by CX2024
Virtual expansion ROM in a PCIe environment2018
Switch with synthetic device capability2015
PCI express switch with logical device capability2015
Method and apparatus for securing and segregating host to host messaging on PCIe2014
Parallel packetized interconnect with simplified data link layer2014
Sharing multiple virtual functions to a host using a pseudo physical function2014
Three dimensional fat tree networks2013