Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computational structure having multiple stages wherein each stage includes a pair of adders and a multiplexing circuit capable of operating in parallel

Computational structure having multiple stages wherein each stage includes a pair of adders and a multiplexing circuit capable of operating in parallel

US Patent 6078941 · Granted Jun 20, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display substrate and display apparatus2025
Array base plate, display panel and display device2025
Execution unit for processing a data stream independently and in parallel2002
Zero detect for binary difference2000
Calculating the average of two integer numbers rounded towards zero in a single 1999
Combined leading one and leading zero anticipator1999
Calculating A -sign(A) in a single instruction cycle1999
Two-bit booth multiplier with reduced data path width1999
Method and apparatus for parallel prediction and computation of massive cancella1999
Parallel multiplier that supports multiple numbers with different bit lengths1999
Adder which handles multiple data with different data types1999
Fused floating-point multiply-and-accumulate unit with carry correction1999