Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for fabricating a multilevel interconnect

Process for fabricating a multilevel interconnect

US Patent 6077768 · Granted Jun 20, 2000

Estimated economic value: $38,283,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Closed-loop adaptive voltage scaling for integrated circuits2015
Power controller for SoC power gating applications2014
Mitigation of detrimental breakdown of a high dielectric constant metal-insulato2014
Total power optimization for a logic integrated circuit2013
Basic cell architecture for structured ASICs2013
Defectivity-immune technique of implementing MIM-based decoupling capacitors2013
Integrated circuit cell architecture configurable for memory or logic elements2012
Basic cell architecture for structured application-specific integrated circuits2012
Optimization with adaptive body biasing2012
Integrated circuit cell architecture configurable for memory or logic elements2011
SRAM based one-time-programmable memory2011
Detection of defects using transient contrast2008