Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Encoding of failing bit addresses to facilitate multi-bit failure detect using a wired-OR scheme

Encoding of failing bit addresses to facilitate multi-bit failure detect using a wired-OR scheme

US Patent 6076176 · Granted Jun 13, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scheduler queue assignment2022
Low latency synchronization for operation cache and instruction cache fetching a2021
Fault detection for a distributed signal line2016
Method for analyzing sensitivity and failure probability of a circuit2014
Odd and even start bit vectors2013
Bitcell simulation device and methods2011
High speed and high throughput digital communications processor with efficient c2010
Digital communications processor2006
Architectures for a single-stage grooming switch2004
Apparatus and method for interfacing a high speed scan-path with slow-speed test2004
Embedded RAM with self-test and self-repair with spare rows and columns2002
Embedded RAM with self-test and self-repair with spare rows and columns2002