Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Adder for generating sum and sum plus one in parallel

Adder for generating sum and sum plus one in parallel

US Patent 6076098 · Granted Jun 13, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computing device login failsafe2022
System, method, and computer program for customizing a response to a request2017
Detection of network address spoofing and false positive avoidance2016
Method and apparatus for determining the switch port to which an end-node device2015
Device status identification2009
Verification of connections between devices in a network2008
Execution unit for processing a data stream independently and in parallel2002
Combined leading one and leading zero anticipator1999
Leading zero count circuit1998