Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making an integrated circuit including noise modeling and prediction

Method of making an integrated circuit including noise modeling and prediction

US Patent 6072947 · Granted Jun 6, 2000

Estimated economic value: $98,388,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic calibration of a model for a complex flow system2020
Clock network analysis using harmonic balance2020
Automatic calibration of a model for a complex flow system2016
Cross-talk noise computation using mixed integer linear program problems and the2015
On-demand table model for semiconductor device evaluation2014
Method for supporting multiple libraries characterized at different process, vol2013
Characterization of nonlinear cell macro model for timing analysis2013
Performing reliability analysis of signal wires2013
Sequential introduction of skin penetrators2013
Efficient compression and handling of model library waveforms2013
Moment-based characterization waveform for static timing analysis2013
Charge-based circuit analysis2012