Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system of minimizing simultaneous switching noise in an electronic device

Method and system of minimizing simultaneous switching noise in an electronic device

US Patent 6072329 · Granted Jun 6, 2000

Estimated economic value: $102,492,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduction of propagation delay dependence on supply voltage in a digital circuit2003
Digital phase lock loop2002
Digital phase lock loop2002
Voting circuit and method2000
Free running digital phase lock loop2000
Digital phase lock loop1999
Circuitry and method for controlling current in an electronic circuit1993
Adjustable low noise output circuit responsive to environmental conditions1992
Speed-up technique for a constant di/dt buffer1991
Translator circuit and method of operation1991
Adjustable low noise output circuit1990
Low noise output circuit1990