Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method for reducing delay line length in delay-locked loops

Circuit and method for reducing delay line length in delay-locked loops

US Patent 6069507 · Granted May 30, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic device with forwarding module for outputting display signals2024
Data processing method and system for detection of deterioration of semiconducto2024
Matrix super parity for data storage2023
Onboard machine learning for storage device2023
Deterioration detecting system and method for semiconductor process kits2022
Reduced adjacent track erasure from write retry2020
Hybrid data storage device with performance mode data path2020
Passive containment heat removal system and control method thereof2020
Data storage device performance optimization method and apparatus2019
Media cache cleaning2019
Maximize SMR drive capacity2018
Heat-assisted magnetic recording device capable of laser calibration during a ba2018