Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for coalescing I/O interrupts that efficiently balances performance and latency

Method and apparatus for coalescing I/O interrupts that efficiently balances performance and latency

US Patent 6065089 · Granted May 16, 2000

Estimated economic value: $22,185,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Drive health monitoring with provisions for drive probation state and drive copy2012
Method, apparatus and system for serial attached SCSI (SAS) zoning management of2011
Method, apparatus and system for serial attached SCSI (SAS) zoning management of2011
Method, apparatus and system for serial attached SCSI (SAS) zoning management of2010
Mirrored extensions to a multiple disk storage system2006
Parallel/serial SCSI with legacy support2004
Algorithm for maintaining maximum streaming performance of mirrored disks2004
Simple and scalable RAID XOR assist logic with overlapped operations2003
Message FIFO empty early warning method2002
Heat sink with chip die EMC ground interconnect2002
Testing a peripheral bus for data transfer integrity by detecting corruption of 2000
Methodology for pull model invocation1999