Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for designing interconnections and passive components in integrated circuits and equivalent structures by efficient parameter extraction

Method and apparatus for designing interconnections and passive components in integrated circuits and equivalent structures by efficient parameter extraction

US Patent 6064808 · Granted May 16, 2000

Estimated economic value: $71,533,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient large-scale full-wave simulation2010
Efficient large-scale full-wave simulation2010
Stem cell factor-like proteins and uses thereof2010
Stem cell factor-like proteins and uses thereof2008
System and method for determining capacitance for large-scale integrated circuit2005
System and method for determining capacitance for large-scale integrated circuit2005
Efficient electromagnetic full-wave simulation in layered semiconductor media2003
Efficient electromagnetic full-wave simulation in layered semiconductor media2003
Quadrature solutions for 3D capacitance extraction2001
Quadrature solutions for 3D capacitance extraction2001
Memory management during processing of binary decision diagrams in a computer sy2001
Injection locked multi-phase signal generator2001