Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Global signal distribution with reduced routing tracks in an FPGA

Global signal distribution with reduced routing tracks in an FPGA

US Patent 6064225 · Granted May 16, 2000

Estimated economic value: $71,533,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Remote programming systems and methods for programmable logic devices2025
Programmable look-up table systems and methods2025
Fast boot systems and methods for programmable logic devices2023
Fast boot systems and methods for programmable logic devices2021
Single event upset immune flip-flop utilizing a small-area highly resistive elem2020
Local luminaire area control system2020
Sensor element for a local luminaire area control system2020
Light sensor assembly having wireless data transfer2018
Phase locked loop circuit with selectable feedback paths2013
Digital signal processing block architecture for programmable logic device2013
Pre-configuration programmability of I/O circuitry2013
Programmable buffer2012