Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systolic linear-array modular multiplier with pipeline processing elements

Systolic linear-array modular multiplier with pipeline processing elements

US Patent 6061706 · Granted May 9, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Night light2021
Decision feedback equalizer (DFE)2012
System and method for generating a cyclic redundancy check2012
System and method for combining a plurality of signals of various phases having 2010
Equalizing a signal for transmission2009
System and method for generating a cyclic redundancy check2008
Adaptive equalizer with DC offset compensation2007
Method for performing motion estimation with Walsh-Hadamard transform (WHT)2007
System and method for generating cyclic redundancy check2007
Equalizing a signal for transmission2007
Method for motion estimation using a low-bit edge image2006
Correcting DC offsets in a multi-stage amplifier2006