Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS preferred state power-up latch

CMOS preferred state power-up latch

US Patent 6060919 · Granted May 9, 2000

Estimated economic value: $7,739,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Random number generation with ferroelectric random access memory2019
FRAM cell with cross point access2016
Column decoder configuration for a 1T/1C memory2005
Sense amplifier configuration for a 1T/1C ferroelectric memory2003
CMOS boosting circuit utilizing ferroelectric capacitors2002
Reference cell configuration for a 1T/1C ferroelectric memory2001
Reference cell configuration for a 1T/1C ferroelectric memory2001
Memory cell configuration for a 1T/1C ferroelectric memory2001
Ferroelectric non-volatile latch circuits2000
Memory cell configuration for a 1T/1C ferroelectric memory2000
Sense amplifier latch driver circuit for a 1T/1C ferroelectric memory1999
Low voltage bootstrapping circuit1999