Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for identifying exception routines indicated by instruction address issued with an instruction fetch command

Apparatus and method for identifying exception routines indicated by instruction address issued with an instruction fetch command

US Patent 6052774 · Granted Apr 18, 2000

Estimated economic value: $12,693,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storing data from low latency storage2021
Cache operation in an apparatus supporting both physical and virtual address map2020
Memory protection circuitry testing and memory scrubbing using memory built-in s2018
Synchronization of two independent reset signals2012
Diagnostic mode switching2011
Diagnostic mode switching2010
Generation of a computer program to test for correct operation of a data process2008
Validating test signal connections within an integrated circuit2006
Asynchronously accessing the program counter values of a data processing system 2003
Data processing apparatus and testing method2002
Data processing apparatus and method for controlling access to a memory having a2000
Integrated circuit test controller1998