Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for supporting multiple processor-specific code segments in a single executable

Method and apparatus for supporting multiple processor-specific code segments in a single executable

US Patent 6049668 · Granted Apr 11, 2000

Estimated economic value: $329,343,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vector friendly instruction format and execution thereof2024
Vector friendly instruction format and execution thereof2023
Processors, methods, systems, and instructions to generate sequences of integers2023
Vector friendly instruction format and execution thereof2021
Virtualizing precise event based sampling2021
Processors, methods, systems, and instructions to generate sequences of integers2020
Vector friendly instruction format and execution thereof2020
Predictive model scoring to optimize test case order in real time2020
Processors, methods, systems, and instructions to generate sequences of integers2020
Technologies for indirectly calling vector functions2020
Predictive model scoring to optimize test case order in real time2020
Processors, methods, systems, and instructions to generate sequences of consecut2020